Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online. Esterel Studio is a design environment based on the Esterel language. It is optimized for hardware IPs (such as DMAs, protocols, cache controllers, I/O subsystems, etc.) dedicated at capturing formal design specifications, enabling formal verification of properties early in the design phase, and automating the production of synthesizable RTL (VHDL and Verilog), both for prototyping and production purposes.

Данное издание не является оригинальным. Книга печатается по технологии принт-он-деманд после получения заказа.