ISBN: | 978-5-5139-4133-0 |
High Quality Content by WIKIPEDIA articles! In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM.